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Foreword 
This paper surveys some theoretical results of the hypercube for design of VLSI architec- 
ture. The parallel computer including the hypercube multiprocessor will become a leading 
technology that supports efficient computation for large uncertain systems. 
Some Theoretical Results of 
Hypercube for Parallel 
Architecture 
Motoyasu Nagata 
1 Introduction 
The parallel computer is one of the remarkable developments of methodology and technol- 
ogy in computer science in recent years. Due to multiprocessor structure of the computer 
architecture, this computer has a capability to execute multiple instructions or multiple 
data simultaneously. The parallel computer not only provides support for efficient com- 
pu tat ion of mat hematical, economical, industrial, and ecological problems but also aims 
new computer architecture beyond the traditional von Neumann type. Parallel processing 
will become a leading technology in the 1990s. 
The technologies of the parallel computer mainly depends on the development of the 
VLSI. The parallel computer with hypercube interconnection is regarded as the most 
promising technology due to its topological structure and its surprising computing power 
[I] [4] [12] [26], and [3:1.]. Examples of VLSI chips for the hypercube are iPSC/l ,  iPSC/2, 
and NCube/+4. On the other hand, methodologies of the hypercube have been devel- 
oped based on graph theory, data structure and combinatorial optimization, taking into 
consideration computer architecture [5], and [12]. There are many theoretical problems 
in the design of the hypercube computer, for example, topological structure, embedding 
into hypercube, communication synchronization, and fault tolerance. 
The purposes of the hypercube computer are parallel processing, parallel communica- 
tion, and synchronization in all processors which are interconnected by hypercube topol- 
ogy. Fundamental hardware configuration of the hypercube processor, which is sometimes 
called the node, consists of the CPU, local memory, buffer, and interfaces [20]. Every node 
is connected to adjacent nodes via interfaces. Data structure for task or data is decom- 
posed into pieces and allocated to the processor of the hypercube. Processor allocation 
is desirable if adjacent data of the data structure are mapped on adjacent nodes of the 
hypercube. Next, parallel internode communication is necessary for decomposing the unit 
of the task or for transmitting data to another node. After data have been transmitted 
to all allocated nodes, parallel processing is carried out. Synchronization is necessary for 
parallel processing and communication. Processing results are also gathered by parallel in- 
ternode communication. This paper surveys some theoretical results in VLSI architecture 
for hypercube. 
2 Topological Structure of Hypercube 
This section treats topological structure of the hypercube from viewpoints of addressing 
and graph. 
Definition 2.1 [24] The n-dimensional hypercube Q, has 2" nodes. Addresses of these 
nodes are from 0 to  2" - 1. Any two nodes are adjacent if and only if two binary addresses 
differ by one and only one bit. 
Definition 2.2 Let anan-1 ..... al ,  b,b,-l ..... bl be binary addresses of two nodes a and b 
of n-dimensional hypercube Q,. Nodes a and b are adjacent if the Hamming distance 
between two binary addresses H ( a ,  b) = Cy=l la; - b;l is one. 
Definition 2.3 [24] Addresses of the n-dimensional hypercube Q, are recursively con- 
structed as follows: 
(1) Addresses of two nodes of one-dimensional hypercube Q1 are 0 and 1. 
(2) Let a,-1 ..... a1 be binary address of any node of (n - 1)-dimensional hypercube Qn-l. 
For two Q,-ls, concatenate 0 and 1 to the leftmost bit positions of two nodes with the 
same address a,-1 ..... al ,  and connect these two nodes. 
R e m a r k  2.4 The two nodes addressed by Oan-l ..... al,  la,-1 ..... a1 of Q, in Definition 2.3 
are adjacent. 
The hypercube is recursively defined using a graph. 
Definition 2.5 [S] Let G = (V, E) be a graph where V is a set of nodes and E is a set 
of edges. Let Gp = (V,, E,) be a product of two graphs G1 = ( K ,  El) and G2 = (V2, E2), 
denoted by G1 x G2, where set of nodes V, = Vl x V2. Two nodes u = (ul ,u2),andv = 
(vl, v2) are adjacent in G, if and only if ul = vl(u2 = v2) and u2(u1) is adjacent to  v2(v1). 
Defini t ion 2.6 The graph is called a complete graph if there exists only one edge that 
connects any two nodes. 
Defini t ion 2.7 [S] The graph of n-dimensional hypercube Q, is recursively constructed 
as follows: 
(1) Qo is a trivial graph with one node. 
(2) Q, = I(2 x Qn-1, where is a complete graph which consists of two nodes. 
Some lemmas about topological properties of the hypercube have been proposed from 
these definitions. 
Lemma 2.8 [24] There are n different ways for decomposition of Q, into two Q,-ls. 
Proof By Definition 2.3, there are n concatenations of 0 (or 1) to address Q,-l, that is, 
O U , - ~  ..... al ,  an-10an-2 ..... al ,  an-l ..... alO.O 
Lemma 2.9 [24] There are n!2" different ways of addressing Q,. 
Proof The result is trivial for n = 1. Assume that Lemma 2.9 holds for n - 1. Since 
there are (n - 1)!2,-' ways of addressing Qn-1 and there are n concatenations of 0 (or 
1) to any address of the first (or second) Q,-l, the number of ways of addressing Q, is 
n x (n - 1)!2"-' + n x (n - 1)!2"-' = n!2".0 
Lemma 2.10 [24] Let A and B be any adjacent node of Q,. Then the nodes adjacent to 
A and the nodes adjacent to B are conneced in one-to-one fashion. 
Proof Let addresses of A and B be O U , - ~  ..... al ,  la,-1 ..... al without loss of generality. 
Since the address of any node that is adjacent to A (or B )  is obtained by reversing one 
- - 
and only one bit of the address of A (or B) ,  OU, -~  ... a; ... a1 and ... a; ... a1 are adjacent 
for 1 5  i 5 n. 
Lemma 2.11 [24] There are no cycles of odd length in Q,. 
Proof Consider a cycle Al, A2, ....., A, of Q,, where A1 = A,. The length of the cycle, 
m - 1, is the sum of bit reversing and its reversing again for some a; (1 5 i < n) .o  
Definition 2.12 The graph is called a connected graph if there exists a path that connects 
any two nodes of the graph. Maximum distance between two nodes of the graph is called 
the diameter. 
Lemma 2.13 [24] Q, is a connected graph of diameter n. 
Proof Consider a node A with address 0.....0 of Q, and a node B whose address has k 
Is and (n - k) 0s. By Definition 2.3 there exists a path with k edges that connects A and 
B ,  then Q, is a connected graph and k 5 n . 0  
Lemma 2.14 [29] Q, has n2"-' edges that connect 2" nodes. 
Proof Since any node has n adjacent nodes, the number of edges is n2" t 2 = n2"-'.0 
Definition 2.15 The number of edges connected to the node of the graph is called degree 
of the node. 
Theorem 2.16 [24] A graph G = (V, E) is Q, if and only if 
(1) V has 2" vertices. 
(2) Every vertex has degree n. 
(3) G is connected. 
(4) For any two adjacent nodes A and B ,  the nodes adjacent to A and the nodes adjacent 
to B are connected in one-to-one fashion. 
Lemma 2.17 [24] The minimum distance between any two nodes A and B of Q, is the 
Hamming distance H(A, B) .  
Proof Assume, without loss of generality, that two addresses of nodes A and B differ in 
k leading bits. Then one path from A to  B is the following: 
Then the result holds.0 
Lemma 2.18 [24] Let A and B be any two nodes of Q, and assume that H(A, B )  < n. 
Then there are H(A, B) parallel paths of length H(A, B) between the nodes A and B .  
Proof Assume that the addresses of nodes A and B are the same as those in the proof 
of Lemma 2.17. We construct parallel paths from A to B with length H(A, B) .  The i-th 
path can be constructed as follows: 
Then there exists H(A,  B) parallel paths.D 
Lemma 2.19 [24] Let A and B be any two nodes of Q, and assume that H(A, B) < n. 
Then there are n parallel paths between the nodes A and B .  Moreover, the length of each 
path is at  most H(A, B) + 2. 
Proof Assume that addresses of nodes A and B are the same as those in the proof 
of Lemma 2.17. We have already proved that there exist k parallel paths with length 
H(A, B) in Lemma 2.18. We prove the existence of (n - k) parallel paths with length 
H(A, B) + 2 besides k parallel paths with length H(A, B). At first reverse a; of address 
of node A, next take a procedure of Lemma 2.17, and finally reverse a; again. We apply 
these procedures for a;, 2 5 i 5 n - k. Then the result holds.0 
Definition 2.20 [9] [10] The subcube with m-dimension (m < n)  is a subset of Q, that 
satisfies four properties of Theorem 2.16. The subcube is addressed using notations O,1, *, 
where * is don't care symbol that stands for 0 or 1. The dimension of the subcube is 
represented by number of *s. 
Definition 2.21 [9] The distance between two subcubes a and b is represented by Ham- 
ming distance: 
H(a,b) = C lai -biJ, 
where (ai - bil = 1 if (a;, b;) = (1,O) or (0 , l ) .  
Example 2.22 Consider a subcube of Qg with nodes 000,001,011,010. This subcube is 
with address 0 * * and has two dimensions. The distance between two subcubes 00 * * 
and 011* is one due to H(O0 * *,011*) = 1. 
Lemma 2.23 [9] The m-dimensional subcube q of Q, is adjacent to, at most, (n - m)2m 
subcubes in Q,. 
Proof Assume that the address of a subcube q is 00 ..... 0 * *.....* that is represented by 
(n  - m )  0s and m *s. If the addresses of subcubes Q,s adjacent to a subcube q are 
then there exist (n - m)2" Qos that are adjacent to subcube q.0 
3 Gray Code 
The Gray code consists of binary codes such that adjacent codes differ by one bit. The 
Gray code plays an important role when the data structure is allocated to  processors of 
the hypercube. 
Definition 3.1 [12] The n-dimensional binary-reflected Gray code (BRGC) G, is recur- 
sively constructed as follows: 
G1 = (0 , l )  
where OGn-1 is a concatenation of 0 and G,-l and is a backward-sorted code of 
Gn-1. 
E x a m p l e  3.2 Two and three-dimensional BRGCs are shown 
R e m a r k  3.3 We can intuitively understand that there exists a mirror between G,-l and 
The relationship between the BRGC and its ordering is formulated by the following fa- 
mous theorem discovered by Gray. 
T h e o r e m  3.4 [12] (151 Let binary representation of the n-dimensional BRGC G, and 
its ordering be g,-1 .....go and b,-1.....bl, respectively. Then the relationship between the 
BRGC and its ordering is formulated by the following equations: 
The equivalent inverse relation also holds. 
b; =g; + b. ,+I,  mod2 , i  < n -  I 
6 
Furthermore, b; is represented by gj, where i < j 5 n - 1 
b; = g; + ..... + gn-], mod2 
4 Embedding Data Structure into Hypercube 
Definition 4.1 [16] Let d(i, j )  be the distance between two nodes i and j. Let d(G;, Gj)  
be the distance between two addresses G; and Gj that are encoded using the BRGC. Then 
maxd(G;, G;+') is called dilation, where G; and G;+' are adjacent BRGCs. 
Definition 4.2 Consider an embedding of a graph G = (V, E )  into another graph GI = 
(V', El).  Then n(V1)/n(V) is called expansion, where n(V)  is the number of elements of 
node set V. 
4.1 Loop 
Lemma 4.3 [16] The loop of length IL( = 2n-' + 2k7 k = {1,2, .......... , 2n-2} can be 
embedded into an n-dimensional hypercube Q, with dilation 1 by BRGC. 
Proof Assume that nodes {O,1, ........, 2"-' + k - 1) can be embedded using the BRGC of 
the loop node index. And assume that loop nodes (2"-'+k, 2"-' +k+1, .. .. . . .. ,2"-'+2k- 1) 
can be embedded corresponding to the BRGCs of (2" - k, 2" - k + 1, ........, 2" - 1). Then 
the Gray code of 2"-'+k-1 is (1Gn-] (2"-'-k)) and Gray code of 2"- k is (lGn-'(k-1))) 
where Gn-1(2n-' - k) is the (2"-' - k)-th code of (n - 1)-dimensional BRGC. If 
Gn-~(k  - 1) = (OGn-2(k - I)),  
then 
Thus both codes are adjacent.0 
Lemma 4.4 [16] The loop of length IL( = 2"-' + 2k + 1, k = {1,2, .........., 2n-2 - 1) can 
be embedded into an n-dimensional hypercube Q, with at least one edge of length 2. 
Lemma 4.5 [16] The BRGCs that encode i and i + 2k mod2" differ in 2 bits. 
Proof For two integers i and j whose binary representations are 
. . 
J"J,-I ........ j l ,  
two BRGCs that correspond to i and j are assumed as follows: 
Then 
jm = i m , m  = {k + 1 ,........, s), 
where carry stops propagation at bit position s. From Gray's theorem, the result is 
obtained 
...... ....... h m = g m , m = { 1 , 2  k - l , k + l ,  s-1) 
where the overline stands for the complement of the bit. q 
4.2 Mesh 
Johnsson presented an example for the naive embedding of a multidimensional array. 
We generalize his example by the following algorithm that guarantees adjacencies with 
wraparound. 
Algorithm 4.6: Embedding of a 2" x 2" mesh in Q2, by BRGC 
Suppose the matrix stands for 2' x 2' mesh whose nodes are addressed using a binary- 
reflected Gray code (BRGC). 
S t e p  1 For embedding of a 2 x 2 mesh, allocate two-dimensional BRGC G2 (i)  (i  = 0, ..., 3) ,  
00, 01, 11, 10 t o  four nodes of this mesh in a clockwise manner, that  is, 
S t e p  2 Embedding of a 2'+l x 2'+l mesh can be done using the following recursive formula 
where A$, indicates rotation of Ali by a12 radian and ( ~ 2 , ) ~  means transpose of 
Furthermore, 00A2' stands for concatenation of 00 t o  the leftmost bits of all nodes of 
E x a m p l e  4.7 
I 0000 0001 0101 0100 I 
The adjacency with wraparound is guaranteed, for example, (0000,0100), (0000,1000). 
cube can be done such that  an Nl x N2 x a . . a • x N, mesh can be embedded into an 
N = ([log, Nl] + [log2 N2] + - . . . + [log2 N,])-dimensional hypercube QN by assigning 
Furthermore, the  adjacency in an ordinary sense is also guaranteed, for example, (0011,0111), 
(0011,1011). We also show A ~ ~ . .  
(000000 000001 000101 000100 010100 010101 010001 010000 \ 
23 A = 
000010 000011 000111 000110 010110 010111 010011 010010 
001010 001011 001111 001110 011110 011111 011011 011010 
001000 001001 001101 001100 011100 011101 011001 011000 
101000 101001 101101 101100 111100 111101 111001 111000 
101010 101011 101111 101110 111110 111111 111011 111010 
100010 100011 100111 100110 110110 110111 110011 110010 
\100000 100001 100101 100100 110100 110101 110001 l l 0 0 0 0 j  
R e m a r k  4.8 We can intuitively interpret the algorithm about embedding of the  multidi- 
mensional array from the  viewpoint of the  mirror. Images of reflected in two mirrors 
are ( ~ 5 , ) ~  and (A$ : /~ )~ ,  respectively. Furthermore, images of and (A$ : /~ )~  re- 
flected in mirrors result in A:. Thus, the two-dimensional Gray code can be generated 
using Algorithm 4.6. 
L e m m a  4.9 [16] The  naive embedding of the multidimensional array into the hyper- 
[log2 Nil cube dimensions to dimension i of the mesh. Here [-I stands for a notation such 
that [XI = sup x E Z,  x E R, where Z and R are integer and real spaces. 
Lemma 4.10 [16] The naive embedding of the multidimensional arrays is efficient for 
N, = 2ni, but for 2"' < N; < 2,1+' there exists the expansion 
Modified mesh embedding methods are found in the literature [6], [7], [14], [19], and 
4.3 Graph 
Definition 4.11 [9] Relaxed-squashed (RS) embedding is a node-to-subcube distance 
preserving mapping from source graph to  the hypercube. 
Definition 4.12 [9] The dimension of the minimal cube required for the RS embedding 
of a source graph G = (V, E) is called the weak cubical dimension wd(G) of the graph. 
Definition 4.13 For graph G = (V, E ) ,  an induced subgraph indG(Vs) of G with a node 
set Vs 2 V is the maximal subgraph with the node set Vs. 
Lemma 4.14 [9] Let G be a graph with n nodes. Then the following inequality holds: 
[log, n] < wd(G) 5 n - 1. 
Proof Graph G is a subgraph of the complete graph K,. If wd(I(,) = n - 1, then 
wd(G) < n - 1 holds. By Definition 4.12, [log, n] 5 wd(G) is obvious.o 
Lemma 4.15 [9] Let G = (V, E )  be a connected graph and let Gs = (Vs, Es) be a 
subgraph of G. Suppose that the induced subgraph indG(Vs) can be RS embedded into 
m-dimensional hypercube Q,, and the removal of all edges in Es from G results in lVsl 
disjoint graphs, G; = (v, E;), 1 5 i 5 IVsl. Then wd(G) < rnaxl<,<lv,l wd(G;) + m. 
Proof Let v;, 1 < - i < (Vsl = k be the nodes in Vs n K of Gs n G;. The notation 
addressG,(vi) represents the encoding of v; in Vs so that Gs can be RS embedded into 
Q,. The notation addressG,(v) represents the encoding of v E K for the RS embedding 
of G; into Qwd(Gll, where address',,(v) is the j-th bit of addressGi(v). The RS embedding 
generates addressG(w) for each w in G by the following procedures: 
Algorithm 4.16: RS Embedding of single graph 
Step 1 For each w E K,  1 5 i < k = IVsl, 
addressL(w) t addressi,(v;), where 1 < j < m. 
Step 2 For each w E K,  1 < i < k = IVsl, 
then addressi(w) c addressiym(v) 
(overline indicates complement of binary code) 
else addressi(w) c address&" (v) 
where m + 1 5 j 5 wd(G;) + m. 
Step 3 For each w E V, ,  1 5 i 5 k = IVs(, 
address&(w) c * (don't care symbol), 
where wd(Gi) + m + 1 5 j 5 rnaxl<,<k - - wd(G;) + m. 
As shown in the Algorithm 4.16, the weak cubical dimension wd(G) that is the di- 
mension of the minimum cube required for the RS embedding of the graph G = (V, E) is 
smaller than maxl<;<lvsl - - wd(G;) + m.0 
4.4 Tree 
4.4.1 Embedding with expansion 1 
Theorem 4.17 [16] An embedding of a complete binary tree of n-height in a Q,, by 
labeling the tree nodes in inorder and embedding the tree by a binary encoding of the 
node indices, yields an embedding in which a parent node and its left descendant are at 
distance 1, the parent and its right descendant are a t  distance 2, and the right and left 
descendants are a t  distance 1 from each other. 
Theorem 4.18 [16] An embedding of a complete binary tree of n-height in a Q,, by 
labeling the tree nodes in inorder and embedding the tree by a BRGC encoding of the 
node indices, yields an embedding in which a leaf node is at distance 1 from its parent 
node and all other nodes are at distance 2 from their respective parent node. Left and 
right descendants of a node are always at distance 2 from each other. 
4.4.2 Embedding with dilation 1 
Wu [30] presents the embeddability of binary tree of n-height into n + l-dimendional 
hypercube using a definition of the free-free neighbor, which is outlined in Proof 1 of The- 
orem 4.20. Johnsson [16] presents alternative proof of the same theorem. We reformulate 
his proof. 
Definition 4.19 [30] Let fp be a map from binary tree of height p into hypercube Qp+l. 
The free-free neighbor property is defined by if R = fp(binary tree of height P )  has a free 
neighbor R1 and R1 has a free neighbor R2, then {R1, R2) is not a subset of f,(nodes of 
binary tree of height p). 
Theorem 4.20 [16] [30] The binary tree of height n can be embedded into an (n + 1)- 
dimensional hypercube Q,+l with dilation 1. 
Proof 1 The following inductive algorithm proves the result. 
Algorithm 4.21: Tree embedding [30] 
Step 1 Left subtree of height (n - 1) is embedded by fn-1 into OQ, of Q,+l. A node 
OL = fn-l(root of left subtree) has a free neighbor OL1, which has a free neighbor OL2. 
Step 2 Right subtree of height (n - 1) is also embedded by g,-1 into lQn  of Q,+l. A 
node 1 R = gn-l (root of right subtree) has a free neighbor 1 R1, which has a free neighbor 
1R2. 
Step 3 A hypercube Q,+l can be constructed by combining OQ, and lQn  in such a way 
that OL1 is a neighbor of 1 R and OL2 is a neighbor of 1 R1. The node OL1 of Q,+l corre- 
sponds to an embedded node from the root of the tree.0 
Proof 2 The addressing for embedding complete binary tree of height n into an (n + 1)- 
dimensional hypercube Q,+l can be realized by the following procedure: 
Algorithm 4.22 Addressing of tree embedding 
Step 1 Allocate root node of the tree of height 1 to an address 00 in Q2. For embedding 
of the tree of height 2 into Q3, allocate left-leaf and right-leaf nodes to 010 (in subcube 
Ol* in Q3) and 100 (in subcube lo* in Qg), respectively. The root address 00 in Q2 can 
be readdressed into 000 in Qg. 
Step 2 For embedding the tree of (n + 1) height into (n + 2)-dimensional hypercube 
Qn+2 using embedded addresses about the n-height tree into Qn+l, if leaf-tree node of the 
(n + 1)-height tree is left child of the leaf node of the n-height tree, allocate these left chil- 
dren to nodes in a subcube OQn+l of Qn+2 such that nodes in a subcube 01 (0 *. * l * - .* 
in Q,+l) are mapped on a subcube 11 (in Qn+l), nodes in a subcube 11 (in Qn+l) are 
mapped on subcube 10 (in Qn+l), and nodes in a subcube 10 (in Qn+l) are mapped on 
the same subcube 10 (in Q,+l) without conflicting with previously allocated addresses. 
Step 3 If the leaf-tree node of the (n + 1)-height tree is right child of the leaf node of 
the n-height tree, allocate these right children to nodes in a subcube lQn+l of Qn+2 such 
that nodes in a subcube 01 (in Q,+l) are mapped on 01 (in Q,+l), nodes in 11 on 11, 
and nodes in 10 on 10. 
Step 4 Concatenate 0 to the leftmost bit of addresses of all nodes except for embedded 
leaf nodes in order to embed these nodes into a subcube OQ,+l of Qn+2. 
Lemma 4.23 Assume that L, represent leaf nodes in the n-height tree. By Algorithm 
4.22, leaf nodes (Ln/2, Ln/4, Ln/4) can be respectively allocated to subcubes (01,11,10) 
in Q,+l for every natural number n. 
Proof We prove by induction. Using Step 1 of Algorithm 4.21, (Ln/2, Ln/4, Ln/4) are 
mapped from subcubes (01,11,10) of Q,+l on subcubes (11,10,10) of Qn+l in OQ,+l. 
Similarly using Step 2 of Algorithm 4.21, (Ln/2, Ln/4, Ln/4) are mapped from sub- 
cubes (01,11,10) of Q,+l on subcubes (01,11,10) of Qn+l in 1Qn+1. Since, in OQn+l, 
allocated leaf nodes are (Ln/2, Ln/4, Ln/4) in subcubes (011,010,010) of OQn+l, and 
(Ln/2, Ln/4, Ln/4) in subcubes (101,111,110) of lQn+l, then allocated leaf nodes are 
(Ln+1/2, Ln+1/4, Ln+1/4) = (Ln/2+Ln/4+Ln/4, Ln/4+Ln/4, Ln/2) in subcubes (Ol*, 11*, lo*), 
that is, (01,11,10), of Qn+2-0 
Lemma 4.24 Algorithm 4.22 enables addressing without conflict with previously ad- 
dressed nodes. 
Proof Suppose that 4 s  represent 2" leaf nodes of (n + 1)-height tree, Qs represent 2"-' 
leaf nodes of n-height tree, Os represent 2"-' leaf nodes of (n - 1)-height tree, and 4 s  
represent 2"-3 leaf nodes of (n - 2)-height tree. At Step 2 of Algorithm 4.22, consider 
four subcubes 00, 01, 11, 10 in OQ,+l. Assume that n-height tree is embedded into Q,+l 
without conflict. For mapping from 01 to 11 in OQn+l, since there is no conflict between 
Qs and Os in 01, then 4 s  in 11 (mapped from Qs in 01) and Qs in 11 (from O in 01) 
do not conflict. Next consider mapping from 11 to 10 in OQ,+l. Locations of Qs in 11 
are equivalent to locations of Os in 01, and equivalent to locations of 4 s  in 00. Since Os 
and 4 s  do not conflict in 00, then Qs in 10 (from Os in 00) and 4 s  in 10 (from Qs in 11) 
do not conflict. Next consider mapping from 10 to 10 in OQn+l. Locations of previously 
allocated Qs in 10 and previously allocated 4 s  in 10 are locations of Os and 4 s  in 00, 
respectively. Since in 00 mapping is possible from Os to other nodes without conflict with 
4 s  (see Lemma 4.25)) then in 10 mapping is possible from Qs to other nodes without 
conflict with previously allocated 4 s .  For mapping from 01 in OQ,+l to 01 in lQn+l,  
mapping from Qs to 4 s  is obviously without conflict. Mappings from 11 (or 10) in OQ,+l 
to 11 (or 10) in 1Qn+1 is similarly without conflict.0 
Lemma 4.25 In a subcube 00 of Lemma 4.24, mapping is possible from Os to other 
nodes without conflict with 4s .  
Proof Divide a subcube 00 into four smaller subcubes 00, 01, 11, 10. By mapping rules 
10 + 00, 11 + 10 or 11, mapping is possible from Os to other nodes without conflict 
with 4s .  
From Lemma 4.23 and Lemma 4.24, Proof 2 of Theorem 4.20 is comp1eted.U 
5 Concluding Remarks 
This paper surveys topological structure of the hypercube and embedding of several data 
structures into the hypercube. Topics in complexity of tree embedding [28] [29], odd-even 
shift [13] [23], communication [17], synchronization [21] [25], relevant interconnection [:I.] 
[3:l.], fault tolerance [ l l ] ,  and applications [2] [3] [18] of the hypercube can be found in the 
respective literature. 
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